Citation

Pang, Wai Leong and Khatun, Tania and Phang, Swee King and Singh, Ajay Kumar and Ng, Angie See Tien and Chan, Kah Yoong (2024) Optimizing Multiplier Performance Through Verilog Hardware Description Language Design. In: 2024 Multimedia University Engineering Conference (MECON), 23-25 July 2024, Cyberjaya, Malaysia.

Text Optimizing Multiplier Performance Through Verilog Hardware Description Language Design.pdf - Published Version Restricted to Repository staff only Download (465kB)

Abstract

The Arithmetic Logic Unit (ALU) constitutes a critical component within a computer's Central Processing Unit, responsible for executing arithmetic and logical operations. Among its core elements, the multiplier holds particular significance, finding widespread use across various digital applications, notably in scientific computing and Digital Signal Processing. The pursuit of enhanced system performance necessitates the integration of a high-performance multiplier. The efficacy of the adder directly impacts the multiplier's efficiency. Since most of the time spent by a multiplier is on adding partial products, leading to considerable delays. This study offers a comprehensive evaluation of five commonly utilized adders—Ripple Carry Adder (RCA), Carry Save Adder (CSA), Carry Look-Ahead Adder (CLA), Carry Select Adder (CSLA), and Carry Skip Adder (CSKA)—across a 4-bit length to ascertain the most effective adder. The identified highperformance adder was subsequently employed in the design of three distinct 32-bit multipliers: Array, Booth, and Vedic. Utilizing the Verilog Hardware Description Language (HDL) for modeling, both adder and multiplier were simulated using Quartus Prime Lite. Performance comparison revolved around three key parameters: area, delay, and power consumption. Among the adders evaluated, the CLA adder exhibited approximately 15% less delay, alongside lower area and power consumption (1800 µm2 , 330 mW respectively) compared to its counterparts. Integration of the high-performance CLA adder into the Array multiplier showcased superior performance, evidenced by a significant reduction of approximately 50% in both area and delay, coupled with a notable 3.1% decrease in power dissipation compared to multipliers without CLA integration.

Item Type:	Conference or Workshop Item (Paper)
Uncontrolled Keywords:	Carry Look-Ahead Adder, Array multiplier, Booth multiplier, Vedic multiplier, Verilog
Subjects:	Q Science > QA Mathematics > QA71-90 Instruments and machines
Divisions:	Faculty of Engineering (FOE)
Depositing User:	Ms Nurul Iqtiani Ahmad
Date Deposited:	12 Feb 2025 01:38
Last Modified:	12 Feb 2025 01:38
URII:	http://shdl.mmu.edu.my/id/eprint/13423

Downloads

Edit (login required)