Citation

Lee, Yung Chong and Chan, Yee Kit and Koo, Voon Chet (2021) Design and Implementation of FPGA-Based FFT Co-Processor Using Verilog Hardware Description Language. Progress In Electromagnetics Research B, 92. pp. 47-70. ISSN 1937-6472

Text Design and Implementation of Field-Programmable Gate Array....pdf Restricted to Repository staff only Download (730kB)

Abstract

In this research project, the hardware implementation of a Field-Programmable Gate Array (FPGA) based Fast Fourier Transform (FFT) will be carried out by using Verilog Hardware Description Language (HDL). Since FFT serves as the core for the Range Doppler Algorithm (RDA) in Synthetic Aperture Radar (SAR) processing, it is of paramount importance to evaluate the algorithm and its computational complexity for the design of an efficient FFT hardware architecture. The design process and Verilog hardware description language which is used to describe and model a digital FPGA-based SAR processor will be introduced. Detailed explanation of the hardware implementation for FFT and Inverse Fast Fourier Transform (IFFT) in SAR processing are thus presented. The performance evaluations of the proposed processors including the comparison of the proposed processor with MATLAB-based processor, timing considerations of the processor, and lastly the hardware resources usage considerations are delivered at the end of this paper.

Item Type:	Article
Uncontrolled Keywords:	Field programmable gate arrays
Subjects:	T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics > TK7885-7895 Computer engineering. Computer hardware
Divisions:	Faculty of Engineering and Technology (FET)
Depositing User:	Ms Nurul Iqtiani Ahmad
Date Deposited:	30 Jun 2021 09:15
Last Modified:	30 Jun 2021 09:15
URII:	http://shdl.mmu.edu.my/id/eprint/8772

Downloads

Edit (login required)