Citation

Lee, Wai Kong and Cheong, Hon Sang and Phan, Raphael Chung Wei and Goi, Bok Min (2016) Fast implementation of block ciphers and PRNGs in Maxwell GPU architecture. Cluster Computing, 19 (1). pp. 335-347. ISSN 1386-7857

Text 60.pdf Restricted to Repository staff only Download (880kB)

Abstract

GPU is widely used in various applications that require huge computational power. In this paper, we contribute to the cryptography and high performance computing research community by presenting techniques to accelerate symmetric block ciphers (AES-128, CAST-128, Camellia, SEED, IDEA, Blowfish and Threefish) in NVIDIA GTX 980 with Maxwell architecture. The proposed techniques consider various aspects of block cipher implementation in GPU, including the placement of encryption keys and T-box in memory, thread block size, cipher operating mode, parallel granularity and data copy between CPU and GPU. We proposed a new method to store the encryption keys in registers with high access speed and exchange it with other threads by using the warp shuffle operation in GPU. The block ciphers implemented in this paper operate in CTR mode, and able to achieve high encryption speed with 149 Gbps (AES-128), 143 Gbps (CAST-128), 124 Gbps (Camelia), 112 Gbps (SEED), 149 Gbps (IDEA), 111 Gbps (Blowfish) and 197 Gbps (Threefish). To the best of our knowledge, this is the first implementation of block ciphers that exploits warp shuffle, an advanced feature in NVIDIA GPU. On the other hand, block ciphers can be used as pseudorandom number generator (PRNG) when it is operating under counter mode (CTR), but the speed is usually slower compare to other PRNG using lighter operations. Hence, we attempt to modify IDEA and Blowfish in order to achieve faster PRNG generation. The modified IDEA and Blowfish manage to pass all NIST Statistical Test and TestU01 SmallCrush except the more stringent tests in TestU01 (Crush and BigCrush).

Item Type:	Article
Uncontrolled Keywords:	Block cipher, GPU, CUDA, Counter mode, PRNG, Network security
Subjects:	T Technology > T Technology (General)
Divisions:	Faculty of Engineering (FOE)
Depositing User:	Ms Rosnani Abd Wahab
Date Deposited:	28 Nov 2017 15:21
Last Modified:	28 Nov 2017 15:21
URII:	http://shdl.mmu.edu.my/id/eprint/6518

Downloads

Edit (login required)