Threshold voltage instability of nanoscale charge trapping non-volatile memory at steady phase

Citation

Lee, Meng Chuan and Wong, Hin Yong and Lee, Lini (2014) Threshold voltage instability of nanoscale charge trapping non-volatile memory at steady phase. Microelectronics Reliability, 54. pp. 2392-2395. ISSN 0026-2714

[img] Text
Threshold voltage instability of nanoscale charge trapping non-volatile memory at steady phase.pdf
Restricted to Repository staff only

Download (1MB)

Abstract

Post program/erase (P/E) cycled threshold voltage (Vt) instability is one of the major reliability concerns for nanoscale charge trapping (CT) non-volatile memory (NVM) devices. In this study, anomalous program state Vt instability of fully annealed nanoscale nitride based CT NVM device at steady phase is carefully examined. To the best knowledge of the authors, for the first time, the relationship between the derived apparent activation energy (Eaa) of this anomalous program state Vt instability at steady phase and the P/E cycle count is established. They are found to adhere to the power law decay relationship. Anomalous program state Vt instability at steady phase was found to favor lateral redistribution of trapped charge model instead of vertical charge transport model. Physical interpretations of its underlying physical mechanisms and reliability implications to reliability performance of nanoscale nitride based CT NVM were presented. Plausible technical solutions to mitigate the reliability degradation induced by this anomalous program state Vt instability on nanoscale nitride based CT NVM were proposed.

Item Type: Article
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics
Divisions: Faculty of Engineering (FOE)
Depositing User: Ms Nurul Iqtiani Ahmad
Date Deposited: 23 Dec 2014 01:41
Last Modified: 29 Dec 2020 06:39
URII: http://shdl.mmu.edu.my/id/eprint/5613

Downloads

Downloads per month over past year

View ItemEdit (login required)