Citation

Abdul Khalek, Mohd Faizal (2009) Low Power Design And Layout Techniques For CMOS Mixed - Signal Circuits. Masters thesis, Multimedia University.

Full text not available from this repository.

Abstract

This thesis investigates the proposed layout techniques that imitates the triple well process by doing it on the conventional process technology. This proposed layout is fabricated and the results show that the layout techniques managers to change the threshold voltage. However, there are certain issues that need to be dealt with the drain current effects of the layout.

Item Type:	Thesis (Masters)
Subjects:	T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions:	Faculty of Engineering (FOE)
Depositing User:	Ms Suzilawati Abu Samah
Date Deposited:	04 Jun 2010 04:30
Last Modified:	04 Jun 2010 04:30
URII:	http://shdl.mmu.edu.my/id/eprint/376

Downloads

Edit (login required)