VLSI implementation of Inverse Discrete Wavelet Transform for JPEG 2000

Bhuyan, Mohammad Shaharia and Amin, Nowshad and Madesa, Md. Azrul Hasni and Islam, Md. Shabiul (2007) VLSI implementation of Inverse Discrete Wavelet Transform for JPEG 2000. In: 10th International Conference on Computer and Information Technology, 27-29 December 2007, United Int Univ, Dhanmondi, BANGLADESH.

[img] Text
VLSI implementation of Inverse Discrete Wavelet Transform for JPEG 2000.pdf
Restricted to Repository staff only

Download (2MB)
Official URL: http://ieeexplore.ieee.org/document/4579438/

Abstract

This paper presents hardware design flow of the Inverse Discrete Wavelet Transform (IDWT) core which is the second-most computationally intensive block in JPEG 2000 image compression standard. Lifting Scheme (LS) is implemented in designing the IDWT hardwire module that reduces the number of execution steps involved in computation to almost one-half of those needed with a conventional convolution approach. In addition, the LS is amenable to "in-place" computation, so that the IDWT can be implemented in low memory systems. The IDWT module does not comprise any hardware multiplier unit and therefore suitable for development of high performance image processor. The IDWT module has been developed in VHDL using Quartus II from Altera. The VHDL model is validated through simulation using ModelSim-Altera. Simulation results show the IDWT module can perform three levels inverse transform on a 256x256 forward transformed image in 8.7ms. Latency of the system is calculated 50 ns; and the power dissipation by the device. is 662 mW. The IDWT module consumes just 57 combinational ALUTs and 60 logic registers of a Stratix II device, and runs at 300 MHz clock frequency, reaches a speed performance suitable for several real-time applications. Throughput in terms of input coefficients processed per second of the IDWT core is 7.13Msamples. The motivation in designing is to reduce its complexity, enhance its performance and to make it suitable development on a reconfigurable FPGA based platform for VLSI implementation.

Item Type: Conference or Workshop Item (Paper)
Subjects: Q Science > QA Mathematics > QA75.5-76.95 Electronic computers. Computer science
Divisions: Faculty of Engineering (FOE)
Depositing User: Ms Suzilawati Abu Samah
Date Deposited: 07 Oct 2011 07:06
Last Modified: 16 Jan 2017 09:20
URI: http://shdl.mmu.edu.my/id/eprint/3171

Actions (login required)

View Item View Item