High-level language and compiler for reconfigurable computing


Hiew,, FS and Koay, , KH (2004) High-level language and compiler for reconfigurable computing. COMPUTATIONAL AND INFORMATION SCIENCE, PROCEEDINGS, 3314 . pp. 200-206. ISSN 0302-9743

Full text not available from this repository.


This paper presents a high-level, algorithmic, single-assignment programming language and its tailor-made optimizing compiler. The compiler is able to generate a synthesizable hardware description language for reconfigurable systems based on input instruction set. Simulated annealing and force-directed scheduling approaches were employed in this compiler for design speed and resource optimizations. The tasks of the designed compiler include control flow graph transformation, component selection, component scheduling, and VHDL transformation. Language features are introduced and the structure of the compiler is discussed.

Item Type: Article
Subjects: Q Science > QA Mathematics > QA71-90 Instruments and machines > QA75.5-76.95 Electronic computers. Computer science
Divisions: Faculty of Engineering and Technology (FET)
Depositing User: Ms Rosnani Abd Wahab
Date Deposited: 22 Aug 2011 06:36
Last Modified: 22 Aug 2011 06:36
URII: http://shdl.mmu.edu.my/id/eprint/2520


Downloads per month over past year

View ItemEdit (login required)