A Unified Power-Delay Model for GDI Library Cell Created Using New Mux Based Signal Connectivity Algorithm


Ponnian, Jebashini and Chinnaiyan, Senthilpari and Ramadass, Uma and Ooi, Chee Pun (2023) A Unified Power-Delay Model for GDI Library Cell Created Using New Mux Based Signal Connectivity Algorithm. Emerging Science Journal, 7 (4). pp. 1364-1394. ISSN 2610-9182

[img] Text
1586-5510-1-PB.pdf - Published Version
Restricted to Repository staff only

Download (2MB)


The challenges of innovative IC technology typically come with various new design constraints in terms of circuit implementation, behaviour, scaling, and an accurate power-delay model to evaluate the circuit's performance. The circuit realization technique using GDI is gaining popularity because of its power and transistor utilization factors. Considering the core advantage of the GDI technique, this research presents the creation of new GDI library cells implemented using the MUX-based algorithm and its delay-power model. This research defines two goals; the former goal depicts the proposal of GDI library cells with full swing using a MUX-based signal connectivity model, and the later presents the mathematical delay-power model for the proposed GDI library cells. The number of attributes defined in the delay and power model incorporates minimum variables without sacrificing precision. It calculates the delay for simple RC networks and combinational circuits with multiple paths. The power model is given using the node activity factor and the power factor related to the internal node capacitances, wiring, and gate capacitances of the driving and receiving GDI nodes. The experimental results of this study, which conform to the specifications of the sub-micron library supported for the SilTerra 130 nm 6-metal layer fabricated for the CMOS n-well process, demonstrate that the proposed GDI library is indeed superior in terms of delay-transistor and power utilisation to PTL and CMOS technology. The simulation results reveal that there is 55 to 65 % improvement in terms of power and delay factor with the existing CMOS and PTL logic. The proposed delay model demonstrates that GDI cells require less logical effort than CMOS technology. The proposed power model shows that the node activity factor of the proposed GDI cells lies between 0.1 and 0.2, while in CMOS, it is between 0.1 and 0.3.

Item Type: Article
Uncontrolled Keywords: MUX-Based Connectivity; Gate Diffusion Technique; Logical Effort; Power Model; GDI Library.
Subjects: Q Science > QA Mathematics > QA71-90 Instruments and machines
Divisions: Faculty of Engineering (FOE)
Depositing User: Ms Nurul Iqtiani Ahmad
Date Deposited: 04 Sep 2023 02:04
Last Modified: 04 Sep 2023 02:04
URII: http://shdl.mmu.edu.my/id/eprint/11640


Downloads per month over past year

View ItemEdit (login required)