High speed implementation of symmetric block cipher on GPU

Phan, Raphael Chung Wei (2015) High speed implementation of symmetric block cipher on GPU. In: 2014 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2014. IEEE, pp. 102-107. ISBN 978-147996120-7

[img] Text
High speed implementation of symmetric block cipher on GPU.pdf
Restricted to Repository staff only

Download (847kB)
Official URL: http://ieeexplore.ieee.org/xpl/articleDetails.jsp?...

Abstract

Recently, GPU is widely accepted in research community as an effective accelerator to many existing algorithms. In this paper, we contribute to the cryptography research community by presenting high speed implementation of symmetric block ciphers in GPU platform. We implemented Camellia, CAST5 and SEED in NVIDIA GTX680 and present the details of implementation techniques together with benchmarking results against existing solutions. According to the evaluation result, we are able to achieve throughput of 61.1 Gbps, 45.5 Gbps and 47.4 Gbps for Camellia, CAST5 and SEED accordingly, without considering the data transfer between CPU and GPU. By considering the data transfer, the throughput for Camellia, CAST5 and SEED dropped to 44.9 Gbps, 40.5 Gbps and 38.6 Gbps accordingly.

Item Type: Book Section
Uncontrolled Keywords: 2014 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2014; Kuching, Sarawak; Malaysia; 1 December 2014 through 4 December 2014
Subjects: T Technology > T Technology (General)
T Technology > TK Electrical engineering. Electronics Nuclear engineering
Depositing User: Ms Nurul Iqtiani Ahmad
Date Deposited: 08 Apr 2015 05:55
Last Modified: 08 Apr 2015 05:55
URI: http://shdl.mmu.edu.my/id/eprint/6163

Actions (login required)

View Item View Item