Real-time high-resolution downsampling algorithm on many-core processor for spatially scalable video coding

Muhammad Buhari, Adamu and Baskaran, Vishnu Monn and Ling, Huo Chong and Wong, Kok Sheik (2015) Real-time high-resolution downsampling algorithm on many-core processor for spatially scalable video coding. Journal of Electronic Imaging, 24 (1). pp. 1-12. ISSN 1560-229X

[img] Text
Real-time high-resolution downsampling algorithm on many-core processor for spatially scalable video coding.pdf
Restricted to Repository staff only

Download (5MB)
Official URL: http://spie.org/Publications/Journal/10.1117/1.JEI...

Abstract

The progression toward spatially scalable video coding (SVC) solutions for ubiquitous endpoint systems introduces challenges to sustain real-time frame rates in downsampling high-resolution videos into multiple layers. In addressing these challenges, we put forward a hardware accelerated downsampling algorithm on a parallel computing platform. First, we investigate the principal architecture of a serial downsampling algorithm in the Joint-Scalable-Video-Model reference software to identify the performance limitations for spatially SVC. Then, a parallel multicore-based downsampling algorithm is studied as a benchmark. Experimental results for this algorithm using an 8-core processor exhibit performance speedup of 5.25 × against the serial algorithm in downsampling a quantum extended graphics array at 1536p video resolution into three lower resolution layers (i.e., Full-HD at 1080p, HD at 720p, and Quarter-HD at 540p). However, the achieved speedup here does not translate into the minimum required frame rate of 15 frames per second (fps) for real-time video processing. To improve the speedup, a many-core based downsampling algorithm using the compute unified device architecture parallel computing platform is proposed. The proposed algorithm increases the performance speedup to 26.14 × against the serial algorithm. Crucially, the proposed algorithm exceeds the target frame rate of 15 fps, which in turn is advantageous to the overall performance of the video encoding process.

Item Type: Article
Subjects: T Technology > T Technology (General)
Divisions: Faculty of Engineering (FOE)
Depositing User: Ms Suzilawati Abu Samah
Date Deposited: 13 May 2015 05:13
Last Modified: 13 May 2015 05:13
URI: http://shdl.mmu.edu.my/id/eprint/6030

Actions (login required)

View Item View Item