Monte-Carlo analysis of a new 6-T full-adder cell for power and propagation delay optimizations in 180nm process

Lim, Tien Sze and Velrajkumar, Pitchandi and Senthilpari, Chinnaiyan and Murthy, Gajula Ramana (2013) Monte-Carlo analysis of a new 6-T full-adder cell for power and propagation delay optimizations in 180nm process. Applied Mechanics and Materials, 284-7. pp. 2580-2589. ISSN 1662-7482

[img] Text
Monte-Carlo Analysis of a New 6-T Full-Adder Cell for Power and Propagation Delay Optimizations in 180nm Process.pdf - Published Version
Restricted to Repository staff only

Download (152kB)
Official URL: http://www.scientific.net/AMM.284-287.2580

Abstract

This paper presents a 1-bit full adder by using as few as six transistors per bit in its design. It is designed with a combination of multiplexing control input and Boolean identities. The proposed design features lower operating voltage, higher computing speed and lower energy consumption due to the efficient operation of 6-transistor adder cell. The design adopts Multiplexing with Control input technique to alleviate the threshold voltage loss problem commonly encountered in pass transistor logic design. The proposed design successfully embeds the buffering circuit in the full adder design and the transistor count is minimized. The improved buffering helps the design operate under lower supply voltage compared with existing works. It also enhances the speed performance of the cascaded operation significantly while maintaining the performance edge in energy consumption. For performance comparison, the proposed full adder is evaluated along with four existing full adders via extensive BSIM4 simulation. The simulation results, 180nm process models, indicate that the proposed design has lowest energy consumption per addition along with the performance edge in both speed and energy consumption makes it suitable for low power and high speed embedded processor applications.

Item Type: Article
Uncontrolled Keywords: Full-Adder, Low-Power, Multiplexing, Pass Transistor Logic (PTL), Monte-Carlo analysis, High-Speed
Subjects: T Technology > T Technology (General)
Divisions: Faculty of Engineering and Technology (FET)
Depositing User: Ms Suzilawati Abu Samah
Date Deposited: 07 May 2014 02:43
Last Modified: 10 Nov 2016 02:52
URI: http://shdl.mmu.edu.my/id/eprint/5474

Actions (login required)

View Item View Item