VHDL modelling of Reed Solomon decoder

Lam, Zi Yi and Pang, Wai Leong and Ooi, Chee Pun and Wong, Sew Kin and Chan, Kah Yoong (2012) VHDL modelling of Reed Solomon decoder. Research Journal of Applied Sciences, Engineering and Technology, 4 (23). pp. 5193-5200. ISSN 2040-7459

[img] Text
VHDL modelling of Reed Solomon decoder.pdf
Restricted to Repository staff only

Download (527kB)
Official URL: http://maxwellsci.com/jp/abstract.php?jid=RJASET&n...

Abstract

In digital communication systems, both random and burst errors may occur in the transmission channel. As a result, the signal will be distorted at the receiver. Error correction coding is required to eliminate such errors. In this study, a Reed Solomon (255, 191) error correction code is modelled to detect and correct the data transmitted in a noisy channel. Reed Solomon (RS) codec is a powerful error correction tool that is used to ensure the errors correction in digital communication systems. However, RS codec is computionally intensive and custom design is required for different digital systems. RS decoder modeling using Very High speed hardware Description Language (VHDL) made it suitable to be implemented on a Field Programmable logic Array (FPGA) based copocessor. The flexibility of FPGA in hardware reconfiguration greatly reduces the development time for RS decoder in all kinds of specialized circuit designs. The arithmetic operations which are used in RS code were Galois Fields (GF) addition and multiplication. This study presented: i) RS encoder modelled using MATLAB with data encoded in the noisy channel for functional verification. ii) RS decoder modelled in Very High speed hardware Description Language (VHDL) to recover the erroneous data. RS decoder has been successfully simplified to only four sub-modules in order to reduce the FPGA's resources utilization. The VHDL modelled RS (255, 191) decoder has the capability of 32 symbol-errors detection and correction. It can be added into the VHDL designer library for future system designs.

Item Type: Article
Uncontrolled Keywords: Error correction code, FPGA, signal interference
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Engineering (FOE)
Depositing User: Users 1102 not found.
Date Deposited: 04 Jan 2013 01:29
Last Modified: 21 Feb 2017 08:46
URI: http://shdl.mmu.edu.my/id/eprint/3777

Actions (login required)

View Item View Item