VHDL modelling of the open short tester

Pang, W. L. and Chew, K. W. and Choong, Florence and Chan, C. L. (2007) VHDL modelling of the open short tester. In: 6th WSEAS International Conference on Instrumentation, Measurement, Circuits and Systems/7th WSEAS International Conference on Robotics, Control and Manufacturing Technology, 15-17 APR 2007, Hangzhou, PEOPLES R CHINA.

Full text not available from this repository.
Official URL: http://apps.webofknowledge.com/full_record.do?prod...

Abstract

IC (Integrated Circuitry) testing requires the very advanced and sophisticated Advance Test Equipment (ATE) that costs multi million USD. The cost of IC testing is increasing yearly and it will exceed the cost of manufacturing in future. The manufacturers are interested to lower down the manufacturing cost. Low cost tester is one of the options to reduce the manufacturing cost. The low cost FPGA realization of Open/Short Test on IC is introduced to reduce the IC test cost. The open short test is selected, because it is the first IC test. The Very High Speed Integrated Circuit Hardware Description Language (VHDL) is used to model the Open/Short Test on IC and the design is capable to perform the open/short test.

Item Type: Conference or Workshop Item (Paper)
Subjects: T Technology > T Technology (General)
Q Science > QA Mathematics > QA75.5-76.95 Electronic computers. Computer science
Divisions: Faculty of Engineering and Technology (FET)
Depositing User: Ms Suzilawati Abu Samah
Date Deposited: 06 Oct 2011 02:02
Last Modified: 06 Oct 2011 02:02
URI: http://shdl.mmu.edu.my/id/eprint/3191

Actions (login required)

View Item View Item