A fully-integrated 5 Gbit/s CMOS clock and data recovery circuit

Kok-Siang, Tan and Sulaiman, Mohd-Shahiman and Reaz, Mamun and Hean-Teik, Chuah and Sachdev, Manoj (2007) A fully-integrated 5 Gbit/s CMOS clock and data recovery circuit. Analog Integrated Circuits and Signal Processing, 51 (2). 101-109 . ISSN 0925-1030

[img] Text (A fully-integrated 5 Gbit/s CMOS clock and data recovery circuit)
1087.pdf
Restricted to Repository staff only

Download (0B)
Official URL: http://dx.doi.org/10.1007/s10470-007-9062-8

Abstract

A fully-integrated 5 Gb/s PLL-based clock and data recovery circuit based on a linear half-rate phase detector (PD) architecture is presented. Data retiming performed by the linear PD provides practically no systematic offset for the operating frequency of interest. The circuit was designed in a 0.18 mu m CMOS process and occupies an active area of 0.2 x 0.32 mm(2). The CDR exhibits an RMS jitter of +/- 1.2 ps and a peak-to-peak jitter of 5 ps. The power dissipation is 97 mW from a 1.8 V supply.

Item Type: Article
Subjects: T Technology > T Technology (General)
Q Science > QA Mathematics > QA75.5-76.95 Electronic computers. Computer science
Divisions: Faculty of Engineering and Technology (FET)
Depositing User: Ms Suzilawati Abu Samah
Date Deposited: 29 Sep 2011 04:03
Last Modified: 27 Feb 2014 07:36
URI: http://shdl.mmu.edu.my/id/eprint/3065

Actions (login required)

View Item View Item