A Highly Linear CMOS Down Conversion Double Balanced Mixer

Munusamy, Kumar and Yusoff, Zubaida (2006) A Highly Linear CMOS Down Conversion Double Balanced Mixer. In: IEEE International Conference on Semiconductor Electronics.

Full text not available from this repository.
Official URL: http://dx.doi.org/10.1109/SMELEC.2006.380786

Abstract

This paper presents a High Linearity CMOS down conversion Double Balanced Mixer for IEEE802.11/g Wireless LAN application with 2.4 GHz operating frequency. In this Gilbert type mixer design, various high linearity techniques have been incorporated such as current-reuse bleeding technique, common gate transconductance amplifier configuration and tuned loads techniques. All these techniques were combined into a single design and the comparison of this proposed mixer with the recent literature shows significant improvement in linearity parameters such as Intermodulation (IMR3), Third-Order Input Intercept Point (IIP3) and 1dB Compression Point without degrading other important parameters. The mixer structure is designed using TSMC 0.25um standard CMOS technology and is simulated using EldoRF simulator from Mentor Graphics environment. The mixer's simulated result shows the Input Intercept Point (IIP3) of 12.810dB, the Intermodulation IMR3 of 129.816dB and the 1dB Compression Point of 5.075dB. The mixer operates at 1.8V with 13.30mW power consumption. Meanwhile, the measured conversion gain and Noise figure of this double balanced mixer were 2.688dB and 13.678dB respectively.

Item Type: Conference or Workshop Item (Paper)
Subjects: Q Science > QC Physics
Divisions: Faculty of Engineering (FOE)
Depositing User: Ms Rosnani Abd Wahab
Date Deposited: 21 Sep 2011 08:13
Last Modified: 21 Sep 2011 08:13
URI: http://shdl.mmu.edu.my/id/eprint/2138

Actions (login required)

View Item View Item