Citation

Islam, Md. Shabiul and Alkurwy, Salah and Md. Ali, Sawal H. and Idros, Faizul (2021) An area efficient memory-less ROM design architecture for direct digital frequency synthesizer. International Journal of Electrical and Computer Engineering (IJECE), 11 (1). pp. 257-264. ISSN 2088-8708

Text An area efficient memory-less ROM design architecture for direct digital frequency synthesizer.pdf Restricted to Repository staff only Download (913kB)

Abstract

This paper introduces a new technique of designing a read-only memory (ROM) circuit, namely; memory-less ROM as a novel approach to designing the ROM lookup table (LUT) circuit for use in a direct digital frequency synthesizer (DDFS). The proposed DDFS design uses the pipelined phase accumulator (PA) based on the kogge-stone (KS) adder. Verilog HDL programming is encoded on the architecture circuit of pipelined PA and contrasted with other PA based on various adders. The obtained results define the KS adder as having good capabilities for improving the throughput. In addition to the quarter symmetry technique, the built memory-less ROM to obtain the quarter sine amplitude waveform is proposed and implemented in the DDFS system. The implementation of the proposed technique replaces the necessary ROM registers (384 D flip-flops) and multiplexers with simple logic gate circuits instead of traditional ROMs. This technique would reduce the area size and cell count by 56% and 32.6% respectively.

Item Type:	Article
Uncontrolled Keywords:	Electric circuits, Direct digital frequency syn-thesizer (DDFS), kogge-stone (KG) adder, memory-less ROM, read only memory (ROM)
Subjects:	T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK452-454.4 Electric apparatus and materials. Electric circuits. Electric networks
Divisions:	Faculty of Engineering (FOE)
Depositing User:	Ms Nurul Iqtiani Ahmad
Date Deposited:	08 Mar 2021 02:12
Last Modified:	08 Mar 2021 02:12
URII:	http://shdl.mmu.edu.my/id/eprint/8549

Downloads

Edit (login required)