Novel eleven-transistor (11T) SRAM for low power consumption


Chockalingam, Palanisamy and Kishen Babu, S and D, Sharmila Devi Nair and Prabhu, CMR (2018) Novel eleven-transistor (11T) SRAM for low power consumption. Journal of Engineering and Applied Sciences, 13 (17). pp. 7256-7259. ISSN 1816-949X

[img] Text
7256-7259.pdf - Published Version
Restricted to Repository staff only

Download (173kB)


Low power SRAM array is fundamental to organize substantial reliability and prolonged battery life for portable application. Since, charging/discharging enormous bit lines capacitance consume large portion of power, new SRAM design is proposed to lessen the power consumption and access delay for read/write operation. The proposed 11T cell contains two transistors in the feedback path of the respective inverter to minimize the write power consumption. Cell is simulated in terms of speed, power and stability. The simulated results show that the read and write power of the 11T SRAM cell is reduced up to 49 and 80% at 0.7 V, respectively and cell achieves 2.5× higher Static Noise Margin (SNM) compared to the conventional 6T SRAM cell. The designed cell can be utilized in mobile appliances even in worse temperature state with lower power consumption.

Item Type: Article
Uncontrolled Keywords: Power Consumption
Subjects: T Technology > TJ Mechanical Engineering and Machinery > TJ163.13-163.25 Power resources
Divisions: Faculty of Engineering and Technology (FET)
Depositing User: Ms Suzilawati Abu Samah
Date Deposited: 05 Apr 2021 22:22
Last Modified: 05 Apr 2021 22:22


Downloads per month over past year

View ItemEdit (login required)